Software that translates the electronic design of a chip into the layout of the logic gates, including the actual masking from one transistor to another. The source of the compilation is either a high-level description or the netlist. See HDL, netlist and logic synthesis.