Using diagonal lines to connect transistors in a chip. Developed in Japan by Toshiba and others, this shortens the line lengths from point A to point B. Switching from parallel lines and right angles (Manhattan layout) to diagonals is expected to speed up the chip by as much as 20%.